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ABSTRACT
The S~e-Spaee AveJtag-ing appJtoaeh to mode£Ung
.6wLteh1..ng convenxe». pOWelL .stag es -i6 lL6ed .to ex:tend
the. .ana1.ytieal d~cJt,iption6 06 .the 6.ue.k, ooosx,
bue.k-boo~.t, and Cuk e.onv~~ to -include .the
e66ectA 06 aLe. paJc.a6Lti.e fLuiA.ta.ne.U and tJta.YL6Lb.tOfL
.6.to~e-thn~ moduiMion. The arro.i,lf-b,u, fLevea£.6 60fL
the nA.JL.6.t tiine a new- and unexpected .teJUn -in the
line to oU-tpu.t fLu>pOYL6e 06 tile Cuil eonveJt.teJt. The
new teAm aonrains a fL-ighthai.6-plane zeno pnodiuied
by the eneJtgfj tJta.Yt6neJt eapac-Lta.nee in eom6inaA:ion
wilh the dtLty-Jta.:ti..o-wughted .s urn 0nthe 0n--fLe6i.h-
tanc.u 06 .the tltan5L5.tOfL and diode pltL6 a non-·
cl.iA.6ipa:Uve ac JLu-iota.nee .tvzm due to tltano-wtofL
-6tottage-:time moduiMion. The eonven.:t<.ona1.. ci.Jtc.uil
model 06 the. converde»: iA. mOcUnied to inelude the
e46ect6 06 the. _ne.LA.! teJz1r!. The ..tmpttoved model peJt-·
mUA an. ~tL6(I·phY-6~c.al ~n..teJtp!Leta.,t[on 06 th~ new
zeno , whte.h ha» been 06.0 enved only in the. Cuk
eonveJt:teJt • An extended anai,ljJ.j~ 06 .6tofLage--tUne
mocJ.u1.a.;Uon in bipolaJr. tnansi»to« -bwUe.hu -6houu.
.that the ac ¢mail.-J.>.-ignai. peJtnoJunane.e 06 a llwLte.hing
e.onve,.U0 L6 f.U,9~lj- dependent on the natune: 06 :the
b.ao e drds:«. . I.t .{..6 demOn6 tJta;ted .that -6toJUtg e-time
moduiMionin e.onjunc..tion with. a pfLopoJLtional baoe
dltive e.an pfLoduee in6t:a.Qi..f.Lty in -6wUe.h,[ng con-
venxen«, even open-·loop. The fLUuU:!.> 06 these.
analy-6e6 Me veJLi6ied expvU.men.:ta.U.y and .thebt
.unpaeu 0 n plLac.:tieal eonveJL.teM Me di...6 e.lL6.6 ed .
1. INTRODUCTION
While making routine transfer function
measurements on an optimum topology CUk converter
[~J, large discrepancies were found between pre-
d~cted and measured values in the line to output
function when the energy transfer capacitor was
large. The most conspicuous discrepancy was a
phase shift which approached 90 degrees beyond
the theoretical maximum. In an effort to find
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an explanation for this behavior, State-Space
Averaging [2] was used to extend the models of
the four fundam~ntal converters (buck, boost,
buck-boost and Cuk) to include the effects of all
parasitic resistances, of which one is the esr
of the energy transfer capacitor, and another is
that previously shown [3] to result from the
transistor switch storage-time modulation.
As will be shown in this paper, the phase
discrepancy is explained by the presence of a
right half-plane zero that depends on (lossy)
transistor and diode ON-resistances and on the
(lossless) storage-time modulation resistance
but, curiously, not on the capacitor esr. More
interestingly, further analysis reveals that the
storage-time modulation resistance can be negative
for switch proportional base drive· thus instead
of ineJtea6ing the converter filter'dampi~g result-
ing from the lossy parasitic resistances, as it
does for constant base drive, the negative modu-
lation resistance of proportional base drive
dec.JLetL6eh the damping. Indeed, as is demonstrated
here, actual converter instability can result .
Again, as occurred in the original recognition of
storage-time-modulation as the cause of extra
damping 13], an attempt to explain a strange
specific effect (the excess phase in the line to
output transfer function of the CUk c~nverter)
has led to recognition of an important general
effect, namely, that proportional base drive can
cause any converter to be (open-loop!) unstable.
This paper, in presenting the results of
these studies, shows how the application of State-
Space Averaging can simplify and enlighten an
otherwise very difficult analysis problem. The
validity of the technique is emphasized through
experimental verification of the new and unexpected
phenome9on which was predicted for the first time
in the Cuk converter as a result of the newly
included quantities. This effect, a right half-
plane zero in the line to output transfer function,
has previously gone unnoticed because the component
values and operating conditions were such that the
frequency of the new zero was beyond the range of
practical interest. However, the trend toward
processing higher power levels, use of higher
switching frequencies, and the popularity of field-
effect transistors with their higher on-resistances
will cause the new zero to move to frequencies of
practical importance.
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In addition, the extension of the storage-
time modulation i s of great importance to the 
field of power electronics, since it i s shown 
that the converter (open-loop regulator) can 
become unstable by virtue of an internal positive 
feedback effect due to storage-time modulation 
with proportional drive. 
The first section following this introduction 
i s a review of the technique of State-Space 
Average modelling. Then follows a review of the 
storage-time modulation effect in switching con­
verters. An extension of the storage-time analysis 
to include a proportional drive leads to an 
important modification of the constant drive 
model. Section 3 presents an example in which 
the technique of State-Space Average modelling 
is applied to a buck converter with all parasitic 
resistances. The modelling procedure is then 
extended to include the effect of storage-time 
modulation for the buck converter. The results 
of the analysis for the boost and buck-boost 
with all parasitic resistances and storage-time 
modulation are then presented in Section 4 . Next, 
the Cuk converter analysis is given and the sig­
nificance of the new right half-plane zero is 
discussed. Section 6 then reviews the ac circuit 
model of the Cuk converter and shows how the 
earlier model is modified to include the effects 
of the parasitic quantities. The physical inter­
pretation of the new term is then discussed. 
In the final sections the original experi­
mental observations are compared to the predic­
tions of the analytical model to verify the results 
of the analysis. There is a special section on the 
effects of proportional base drive. Also, there is 
a discussion of the significance of the singulari­
ties in converter transfer functions and a section 
on the application of converter models to regulator 
modelling. 
Throughout this paper we will be concerned 
only with converters that operate at constant 
frequency in the continuous conduction mode. The 
effects due to transistor saturation voltage and 
diode drops have been ignored for simplicity, the 
inclusion of which will not change the qualitative 
results of the analysis. 
2. REVIEW OF STATE-SPACE AVERAGE MODELLING IN 
CONTINUOUS CONDUCTION MODE 
The method of State-Space Averaging was 
developed to characterize the transfer properties 
of switching converter power stages. The tech­
nique has been demonstrated to be highly effective 
in describing the small-signal line to output and 
duty ratio to output transfer properties of con­
verters operated in both the continuous and 
discontinuous conduction modes. This method has 
been very well received by the power electronics 
industry, in contrast to other approaches which 
give little or no insight into the design and 
behavior of the converter. The forte of State-
Space Averaged modelling is that it is not only 
a powerful tool for the researcher, but it is 
also easily used and understood by the practising 
design engineer. As a prelude to the analysis of 
converters with paras i t ic resistances and storage-
time modulation ef fects , the fundamentals of 
State-Space Averaged modelling in the continuous 
conduction mode w i l l be reviewed in th is sect ion. 
The method of State-Space Averaged modelling 
i s outlined in the flowchart of F i g . 1 . During 
each switching period the converter i s described 
by two circuit topologies (continuous conduction 
mode). One topology i s in place when the tran­
sistor switch i s ON and another i s in place when 
the switch i s OFF. To describe these intervals, 
the following conventions and notations are 
common: 
d = duty factor 
d f = 1-d (1) 
T g = time of one complete switching period 
During each of the two intervals, the converter 
can be described by a set of linear, time-invari­
ant differential equations: 
x = A . .X + b.,v during interval dT 
1 1 g s 
y x = c.jX ( 2 ) 
x = A 2x + b 2 v g during interval d'T s 
y 2 = c 2x 
where x is a state vector, usually of inductance 
currents and capacitance voltages. The equations 
y^ = c^x and y 2 = c 2x are necessary in order 
to account for the case when the output quanti­
ties do not coincide with any of the state 
variables, but rather are a certain linear 
combination of the state variables. These two 
sets of equations are combined in an average 
sense to result in a single matrix differential 
equation or a single continuous state-space 
averaged description as given below: 
x = Ax + bv g ( 3 ) 
y = cx 
where 
A = dA x + d*A 2 
b = db a 4- d f b 2 
c = dc^ + d*c 2 
This equation describes the averaged behavior of 
the converter, effectively "smoothing out" the 
switching ripple inherent in the state variables. 
Note that the matrices A and b may be duty 
ratio dependent, which means that the averaged 
equation may be non-linear with respect to duty 
ratio. The ultimate goal, however, is to produce 
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SWITCHING D C - D C CONVERTER 
(boost example) 
•—— X^3fP r 
2 
STATE—SPACE DESCRIPTION 
OF TWO SWITCHED MODELS 
INTERVAL dTi INTERVAL dTs 
X » A 1 x + b 1 v f l x » A 2 x + b 2 v g 
•-(:) d' = 1 - d 
BASIC STATE-SPACE 
AVERAGED MODEL 
A ^ d A 1 + d ' A 2 
STATE-SPACE EQUATIONS 
PERTURBED WITH 
d = D + d d - D ' - d 
x=* X + x v = V + v„ 
g g g 
FINAL STATE-SPACE 
AVERAGED MODEL 
STEADY STATE (DC) MODEL 
A X + bV - 0 X - - A - 1 bV„ 
g g 
DYNAMIC ( AC SMALL SIGNAL ) MODEL 
x - A x + b v g + [ ( A 1 - A 2 ) X + { b 1 - b 2 ) V 9 ] d 
EQUIVALENT CIRCUIT MODEL 
(GENERAL) 
I 
Fig. 1 Flowchart oi AtaZc-bpaco, avoAaging method £OA modeMing dc-to-dc 
switching conveAteA*. in tha continuous conduction mode. 
an equivalent linear circuit model. Therefore, 
the analysis is restricted to the linear domain 
by perturbing the averaged equation about the 
operating point. The following sutstitutions 
are made into ( 3 ) : 
d = D + d 
x = X + x 
y = Y + y 
(4) 
v = V + v 
g g g 
where the capitalized quantities are the steady 
state values and the carets represent small 
perturbations. After expanding the result and 
discarding the non-linear (second-order) terms, 
the final state-space averaged equations are 
obtained: 
The equation of the steady state operating point 
is 
AX + bV = 0 
g 
Y = cX 
and the ac small-signal description is 
x = Ax + bv + [(A n-A 0)X + (b.-b 0)V ]d g 1 z 1 I g 
y — cx + (Cj-C2)Xd 
(5) 
(6) 
where 
A = DA 1 + D f A 2 
b = D b 1 + D*b 2 
c = D c 1 + D f c 2 
(7) 
Any transfer function, in particular the line to 
output and duty ratio to output, and the small-
signal equivalent circuit model can then be 
derived from the set of differential equations 
in (6). 
Thus, the small-signal low-frequency 
behavior of the switching converter has been 
represented by an equivalent linear circuit 
description through the averaging, perturbation, 
and linearization process. 
The practical application of this concept 
will be illustrated by example in the subsequent 
sections of this paper. 
2.1 Review of Storage-Time Modulation Effect in 
Switching Converters 
The effect due to transistor storage-time 
modulation in a switching converter was first 
introduced and modelled in [3] as part of a 
refined circuit-averaged analysis of the tapped-
inductor boost converter. The circuit averaging 
technique was used at that time to model the 
converter with all parasitic resistances in an 
121 
attempt to explain the observed Q-factors in the 
converter's dynamic response. The failure of 
even the most generous reasonable values of 
physical loss resistances to explain the measured 
Q-factors led to the discovery and modelling of 
the storage-time modulation effect. 
Storage time modulation refers to the 
following cause-and-effect relationship: an 
applied small-signal ac modulation of the duty 
ratio at the transistor's base causes a corres­
ponding modulation of the current carried by the 
transistor at the instant of turn-off, and a 
consequent modulation of the storage time. The 
result is that the actual duty ratio modulation 
of the switch is different from the modulation at 
the base. This phenomenon is not restricted to 
the control function, but affects the line to 
output function as well. Modulation of the input 
line voltage produces a modulation of the current 
in the transistor and thereby results in a 
modulation of the actual duty ratio, even though 
duty ratio of the drive applied to the base of the 
transistor is constant. 
M I N O R I T Y 
C A R R I E R 
C O N C E N T R A T I O N 
L A R G E 
C H A R G E 
M I N O R I T Y 
C A R R I E R 
C O N C E N T R A T I O N 
2.2 Physical Explanation of Storage-Time 
Modulation Phenomena 
Because the subject of storage-time modula­
tion is not often discussed in the literature, 
a brief review of the topic from a physical point 
of view is appropriate here. The explanation 
given here emphasizes first-order physical cause-
and-effect relationships to help one acquire a 
feel for the origins of the observed phenomena. 
Constant Base Drive 
Figure 2 is a simple first-order illustration 
of the minority carrier distribution in the base 
of a saturated bipolar transistor that is operating 
with fixed forward (turn-on) and reverse (turn-off), 
base currents. Because the collector current is 
controlled by the diffusion of carriers across the 
base from emitter to collector, the collector 
current is proportional to the gradient (slope) 
of the carrier distribution. In other words, to 
double the collector current is to double the 
slope. The area under the sloping line is pro­
portional to the charge stored in the base while 
the transistor is ON. If the recombination rate 
is assumed to be the same under all conditions, 
the amount of charge stored in the base is 
proportional to the forward base current. Since 
here the base current is the same for all collector 
currents, the stored charge (and hence the area) is 
constant. Thus a change in collector current 
causes the sloping line to pivot about its fixed 
midpoint so that the total area remains constant. 
The total area can be divided into two dis­
tinct regions, as indicated by the shading in the 
figure. One region represents the charge 
necessary to form the required gradient (corres­
ponding to the base current necessary to operate 
the transistor in the active region at a given 
collector current). The second region represents 
T^g. 2 diagram of charge distributions In the base 
of a saturated transistor with 1R1 and lno 
constant for all collector currents. Total 
stored charge Is constant. Storage time Jus 
less for greater collector currents. 
the remaining excess charge due to a base current 
greater than that required for active operation 
(saturation). In order to turn the transistor 
off, the reverse base current must first remove 
the excess charge (during the storage-time). 
While the excess charge is being removed the 
slope does not change, and that is why the 
collector current does not decrease during the 
storage-time interval. Next the necessary 
charge is removed (during the fall-time) and the 
collector current falls to zero. Thus it is easy 
to see why with a constant base drive the storage 
time is less for greater collector currents. 
Proportional Base Drive 
Figure 3 is a simple conceptual illustration 
of a proportional base drive scheme. Once the 
transistor is triggered ON, the forward base 
current is proportional to the collector current 
by virtue of the turns ratio of the drive trans­
former* The transistor is usually turned off 
with a constant reverse base current from the 
control circuit. 
Figure 4 is the counterpart of Fig. 2 for a 
proportional drive. The collector current must 
still be proportional to the gradient, but now the 
base current is proportional to the collector 
current so the total stored charge must be pro­
portional to the collector current. This is a 
fundamental difference from the constant-drive 
case where the stored charge is constant. There­
fore, for proportional drive, if the collector 
current doubles, the slope must double and hence 
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TRIGGER 
C O N T R O L 
C I R C U I T 
Ir 
? 3 0 T U R N S 
' I T U R N 
Fig. 3 Salient ieatanes oi a common pnopontionat 
dnive scheme.. With tunns natio shown, 
tnansiston openates with ionced beta oi 30. 
MINORITY 
CARRIER 
CONCENTRATION 
NECESSARY CHARGE 
MINORITY 
CARRIER 
CONCENTRATION 
L A R G E 
S T O R A G E 
TIME 
Fig. 4 Base change distnibutions ion a satunated 
txansiston with I g j pnopontionat to I but 
I ™ constant. Total stoned change, is*1 
pnopontionat to I and stonage time is 
gneaten ion gneaten cottecton cunnents. 
C O L L E C T O R 
C U R R E N T S 
C O N S T A N T 
B A S E D R I V E 
C O L L E C T O R 
C U R R E N T S 
/ P R O P O R T I O N A L 
' B A S E D R I V E 
B A S E 
D R I V E 
T I M I N G 
Fig. 5 Jttustnation oi diHenmces between duty 
natios at coltecton and base. With in-
cneasing coltecton cunnent to be switched 
oii, stonage time decneases ion constant 
base dnive and incneases ion pnopontionat 
base dnive. 
the neceSSany charge doubles. But because the 
base current doubles, the total charge doubles 
and so the excess charge must double as well. 
Hence it is easy to see that with a proportional 
base drive (that has constant reverse base 
current) the storage time incneaSeS with greater 
collector current — just the opposite of the 
constant drive case. 
Figure 5 illustrates what this means in 
terms of the actual duty ratio seen by the con­
verter with respect to the duty ratio applied to 
the base. Note the loci of peak collector 
currents for each drive. The slope of this line 
is negative for constant drive and positive for 
proportional drive. This important difference 
will become more apparent in the next section 
when the model of the storage-time modulation 
effect is extended to include proportional drives. 
Figure 6 shows the phenomenon that is illus­
trated in Fig. 5 for actual collector current 
waveforms from a breadboard converter. The 
collector current amplitude was modulated by 
modulating the converterfs input voltage while 
keeping the base timing fixed. 
123 
[a] unmodulated collector current; (b) magnified turn-off of unmodulated 
collector current; 
storage-time modulation effect 
with a constant base drive; 
[d) storage-time modulation effect 
with a proportional base drive. 
Fig. 6 Actual converter waveforms which exhXhlt the behavior Illustrated In 
Fig. 5; All are SOOmA/dlv. 
Since storage-time modulation is a function 
of collector current, one would expect its effects 
to be greatest where the current variations are 
greatest. It will be seen in subsequent sections 
that this is correct, for the effects are most 
prominent at resonance frequencies where the 
small-signal collector current variations are 
largest. 
2.3 Storage-Time Modulation Quantitative Model 
A quantitative model of the storage-time 
modulation effect is derived in [3], The starting 
point is an expression for the storage time t as 
a function of the collector current I to be 
turned off, and of the base drive conSitions. 
From well-known charge-control consider­
ations this expression is [4] 
^ 2 + hi 
B2 + V 6 
(8) 
where 
Bl 
B2 
base carrier lifetime in the saturated 
ON condition 
forward base current just before turn-
off 
E reverse (turn-off) base drive 
E active current gain for the collector 
current I at the end of the storage 
time 
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For typical turn-off base drive 1 ^ > > 1 /3, so 
the logarithmic term in (8) may be expanSed and 
the expression rewritten as 
t = t 
s so 
e i B 2 C 
where 
' s o * T s l n ( 1 + I B 1 / I B 2 ) 
(9) 
(10) 
Hence, for constant base turn-on and turn-off 
drive, the storage time decreases linearly with 
increasing 1^ to be turned off. 
Now, if the base is driven with duty ratio d. 
so that the on-drive is present for an interval 
T gdg, then the collector remains ON for an interval 
T gd given by 
B 
T d = T d B + t 
s s B s 
( I D 
Solution for d and substitution of (9) for t 
gives the expression for the actual duty factor 
seen by the converter. This can be written as 
where 
B T 
^ B 2 T s 
(12) 
is a "modulation parameter" that describes how the 
collector duty ratio is affected by the collector 
current I . 
c 
Now consider a proportional drive such that 
In general, the base drive duty ratio d f i has 
both dc and small-signal ac components 
d f i = D R + dg that contribute to the corresponding 
components i = 1 + i , so that, from equation 
(12) for constant drive 
t I . i 
d - D B + — - — + d B - -
s m m 
(15) 
or, from equation (13) for proportional drive, 
D B + F - - 1 + d B + f-
f / m 
1 
f 
(16) 
The dc and small-signal ac terms in the above 
equations represent respectively the dc and small-
signal ac collector duty ratios D and d that were 
employed in the modelling of switching converters 
in the previous section. 
The collector storage-time modulation effect 
is accounted for by substitution of^the expressions 
(14), (15), or (16) wherever D and d occur in the 
converter model. The dc substitution represents 
merely a small offset in the dc duty ratio and is 
of no qualitative concern. All drive cases may 
conveniently be combined into the single 
expression 
i c 
d = D + d B " T ~ < 1 7 ) 
me 
which describes the generalized relation between 
the effective switch duty ratio d and the ac 
current i to be switched off. The particular 
drive cases considered in (14) through (16) are 
represented by corresponding expressions for the 
"effective modulation parameter" I : 
Bl 3 r 
where £^ is the forced beta and < $. Then, 
with the approximation 1 ^ 1 / P f > o n e c a n 
derive from (8) an expression similar to (12): 
d s
=
d B + 
*m V*f (13) 
I I 3 I R 9 T 
me m B2 s 
1 
*me 
k. i _ _ i 
constant lg^» 
hi = V B f ' c o n s t ' hi 
(normal "proportional 
drive") 
I B 1 , I B 2 b o t h Propor­
tional to I 
(18) 
Note that for £^ < £, which is the criterion for 
saturation, the actual duty factor d is greater 
than that applied to the base. The case of $ f > 3 
corresponds to operation in the active region 
where the relationships no longer hold. 
For a very sophisticated drive, where both 
I ^ and I R2 are proportional to I , the storage 
time is independent of I and (12? reduces to 
d = d B + constant (14) 
It is significant that the use of normal propor­
tional drive causes both a change of Sign and an 
Increase In the magnitude of the storage-time 
modulation effect compared to the constant drive 
case. It will be shown in subsequent sections 
that the ac performance of practical converter 
circuits can be greatly affected by this 
difference. 
Details of a technique for the measurement 
of I m are given in the Appendix. 
125 
3. EXAMPLE OF STATE-SPACE AVERAGE MODELLING: 
BUCK CONVERTER WITH PARASITIC RESISTANCES" 
We will now illustrate the application of 
State-Space Average modelling to the analysis of 
the buck converter, shown in Fig. 7(a). The 
transistor and diode are assumed to be ideal 
switches, the real ON-resistances being accounted 
for in R and R respectively; R^ is the dc 
resistance of the output inductor and R 2 repre­
sents the esr of the output capacitor. 
The state variables are conveniently chosen 
to be the inductor current i, and the capacitor 
voltage v 1. At this stage in the analysis, v 
is the only input. The state equations therefore 
have the form: 
R, j L 
x = Ax + bv 
8 
where x is the vector of state variables 
x 
L v l 
(19) 
(20) 
In addition to the state variables, however, 
we are interested in two other quantities. These 
are the input current i ^ and the output voltage v. 
It is therefore necessary to have an additional 
equation which relates the output quantities, i 1 
and v, to the state variables. This equation has 
the form: 
Vlg. 7 Buck converter with all parasitic resis­
tances. The two topologies of (b) and(c) 
axe considered for state-space averaged 
analysis In continuous conduction mode, 
[a] Circuit schematic, (b) During dT 
the transistor Is 0M and diode Is OFF. 
(c) Vurlng d'T the diode Is ON and 
transistor Is OFF. 
y = cx 
where y is the vector of output quantities 
and c is a matrix which "connects" the output 
quantities to the state variables. 
(21) 
(22) 
The two switched circuit models are shown in 
Figs. 7(b) and 7(c). During the interval dT the 
state-space equations are s 
x = A^x + b»v 
1 1 g 
C 1 X 
(23) 
where, from Fig. 7(b) 
-(R x + Rfc + Rj |R 2) 
L 
R 
C(R + R 2 ) 
1 0 
R 
-R 
L(R + R 2 ) 
-1 
C(R + R 2 ) 
RllR. R + R„ 
b l = 
(24) 
Similarly, during the interval d f T g we have 
x = A 0 x + b 0v 2 2 g 
y 2 - c 2x 
where from Fig. 7(c) 
-<RX + R d + R||R 2) 
L 
R 
C(R + R 2 ) 
L(R + R 2 ) 
-1 
C(R + R 2 ) 
0 0 "o" 
c 2 - b 2 = 
R 
R||R 2 R + R 2 0 
Next, averaging operations are performed: 
A = DA X + D f A 2 
b = D b 1 + D'h 2 
c = D ^ + D f c 2 
(25) 
(26) 
(.27) 
With note taken that D + D T = 1, this results in 
the following: 
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A = 
-(R x + DR t + D f R d .+ .R||R ) -R 
L(.R + R 0 
C(R + R 2 ) 
-1 
C(.R + R 2 ) 
(.28) 
D 
R+R 2 J 
The steady state operating point can now be 
found by simply setting the time derivative in 
(19) to zero. This gives 
AX + bV = 0 
g 
(29) 
The capital letters are used for both the state 
vector and input voltage in this expression to 
emphasize that the equation is for steady state 
conditions only, that is, the perturbation terms 
x and v_ are zero. The output equation then 
becomes' g 
cX 
The solution of (.29) is simply 
X = -A bV 
(30) 
(31) 
and the state vector with (30) yields the follow­
ing steady state relationships: 
V = V 
c 
I = 
(32) 
1 + (Rj+DR +D'R,)/R 
This shows that the dc output voltage is the same 
as the capacitor voltage, the dc inductor current 
is the same as the dc load current, and the voltage 
gain is the familiar ideal gain D reduced by a 
correction factor less than 1. Note that when the 
parasitic resistances are set to zero the correc­
tion factor goes to unity. The dc current gain is 
unaffected by parasitics. 
We are now ready to find the equations of the 
ac small signal model. Once again capitalized 
quantities refer to steady state values and carets 
indicate small perturbations. The general ex­
pression is: 
This shows that the system now has two inputs. One 
is the line voltage generator v and the other is 
the duty ratio modulation term ^ d. The system may 
be solved for the response to variations in the 
input line by setting d = 0, from which we get: 
x = Ax + bv 
g (34) 
y = cx 
Setting v = 0 gives the response to duty factor 
variation! only: 
x = Ax + [(A 1 - A 2)X + (b 1 -b 2)V g]d 
y = cx + (c^ - c 2)Xd 
(35) 
The equations for the line to output response are 
solved in the frequency domain by first taking the 
Laplace transform: 
sx(s) = Ax(s) + bv g(s) (36) 
After simple algebra the state vector is just 
x(s) = (si - A)" 1bv g(s) (37) 
The outputs are obtained immediately from (34) as 
y(s) = c(sl - A) hv (s) (38) 
Similarly, the response to changes in duty factor 
is found by setting v g = 0 in (34) to obtain 
x(s) = (sI-A)" 1[(A 1-A 2)X + (b 1-b 2)V g]d(s) (39) 
y(s) = cx(s) + ( C l-c 2)Xd(s) (40) 
Although the small-signal equivalent circuit 
model now could be derived from (34) and (35), we 
will postpone that procedure to take the analysis 
one step further to include storage-time modulation. 
This topic is addressed in the next section. 
3.1 Extension of State-Space Averaged Modelling 
to Include Storage-Time Modulation 
As discussed in Section 2.3, the effect of 
storage-time modulation is modelled by making the 
substitution for d given by (17). For ac 
variations, this is 
(41) 
x = Ax + bv g + [(A 1 - A 2)x 4- (b 1 - b 2)V g]d 
and y = cx + (c^ - c 2)Xd 
where d £ is the modulation applied to the base of 
the transistor, i is the ac small-signal variation 
(33) of the collector current at turn-off, and I is 
the modulation parameter determined by the m e 
particular transistor, operating point, and type 
of base drive determined by (18). 
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The general expression for the ac small-
signal response (6) can be rewritten more compactly 
as 
Ax + bv 4- Fd 
g 
(42) 
Now we can write (45) as 
x - Ax + bv 
g 
FWx + Fd 
y = cx - PWx + Pd 
B (48) 
B 
where 
and 
cx 4- Pd 
(A x - A 2)X 4- (b x - b 2 ) V g 
P = (c 1 - c 2)X 
(43) 
(44) 
With the substitution (41) these expressions become 
x = Ax 4- bv - Fi /I 4- Fd„ 
g c me B 
y = cx - Pi /I 4- Pd„ J
 c me B 
(45) 
The next step is to write i as a function of 
the state variables. Let this relation define W as 
i /I 
c me 
Wx (46) 
One must exercise caution here, for in some cases 
it is easy to select the incorrect quantity for i . 
The perturbation at the collector of the duty 
factor injected at the base is a function of the 
collector current at the moment of turn-off. The 
relationship we use to describe the phenomenon is 
valid only for small deviations from a single 
operating point, and it is at this point that the 
modulation parameter I is determined. It is 
important, therefore, that i reflect the true 
value of the collector current variation at the 
moment of turn-off. 
The example of the buck converter makes this 
distinction clear. It is tempting to say that the 
ac collector current variation at turn-off is 
given by the input current i^. This conclusion, 
however, is false. The correct quantity is the 
indu.cXon current, i, since that is the true 
variation seen by the collector at the moment of 
turn-off. The input current i,, on the other hand, 
is the ac variation of the aveAago. collector 
current, and is less than the correct value by a 
factor of D. Therefore, since in this case i c = i, 
(46) defines W as 
- [L •] (47) 
In more complicated converters this relation­
ship may not be as simple. For instance, the 
collector current may be the sum of two or more 
currents which may not themselves be state vari­
ables. This situation could arise when tapped 
inductances are used in which the flux, not the 
-current, is a state variable. 
and then collect terms in x to get 
x « A fx 4- bv 4- Fd 
g 
y = c !x 4- Pd 
(49) 
in which, since the storage-time modulation effect 
has now been incorporated, the subscript B has 
been dropped because it is no longer necessary to 
distinguish between the base and collector duty 
ratios. Equation (49) is of exactly the same 
form as (42) with the substitutions 
E A - FW 
= c - PW 
(50) 
that represent inclusion of the storage-time 
modulation effect through the added parameter W. 
To follow through with the buck converter 
example, we find that 
(R, - R )I 4- V o d t g 
(51) 
After post-multiplying by W and applying the dc 
steady-state relationships (32) we have 
R r V D- Rm / R ) 
A' = 
R J(D t4-R /R-TR D-R R j -R 
a m m z 
L(R4-R2) 
-1 
C(R4-R2) C(R+R 2) 
D-R /R 
m 
R||R„ R/(R+R 0). 
(52) 
where 
and 
r = l 4-
R m ~
= r 
2 J 
+ DR 4- D'R, 
(53) 
(54) 
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The results for the line to output and duty 
ratio to output transfer functions v/v and v/d 
for the buck converter example are obtiined from 
(49) with use of (52) as 
where 
1 + 5 -
= D 
1 + R /R 
e 
Q
 (0 + ( Wo 1+ 
(55) 
1+ 
v 
d 
where 
D 1+R /R 
e 
1 + ( R 1 + R D ) / R 
1+ 
i) / \U) ) 
O/ \ O / 
R e = R x + R t(D-R m/R) + R d(D f+R m/R) + T R ^ D (56) 
and 
R 2C 
- 1 F U l 
w o SLCI 1 + R TR 
\4 1 + R 2 / R 1+ R / R R + R 0 R(l+R e/R) 
in which R is the characteristic 
resistance of the LC filter. 
(57) 
(58) 
(59) 
Considerable simplification can be made in 
these results after distinction is made between 
first, second, and third order effects. From the 
original circuit of Fig. 7(a) it is seen that R 1, 
R ^ R , and R, are parasitic resistances typically 
less than 1 ohm. By (54), the collector storage-
time effective modulation parameter I has been 
transformed into a corresponding "modufation 
resistance" R which is typically also less than 
1 ohm (a value I = 540A is measured for a partic­
ular case in the Appendix). On the other hand, 
the load resistance R is normally at least two 
orders of magnitude larger than a parasitic 
resistance, and so terms of order R^/R etc. can 
be neglected compared to unity. Furthermore, 
since R represents a summation of second-order 
parasitic resistance, the correction terms 
(D-R m/R) and (D'+R /R) can be considered third-
order and replaced simply by D and D 1 respectively 
and also the correction factor V can be taken to 
be unity. Hence, the above results can be 
simplified to 
v 
v 
v 
i 
= D 
1 + 
a 
1+ 
(60) 
1 + 
R E R + DR + D fR, + R /D 
e 1 t d m (61) 
and 
R R + R 0 
o e 2 
R R 
(63) 
The salient features of the results are now 
apparent. Both responses contain the damped two-
pole and "esr" zero characteristic of the filter, 
whose pole corner frequency oa is essentially 
unaffected by the parasitic resistances. The Q-
factor is given by the "parallel" combination of 
two damping factors, one of which is that due to 
the "shunt" load resistance R and the other of 
which is due to the total effective "series" 
parasitic resistance consisting of the simplified 
R^ plus R 2, and which also includes a contribution 
from the effective modulation resistance R . 
m 
The contribution from the effective modula­
tion resistance R is of particular interest: it 
contributes to the effective filter ac damping 
resistance, but does not contribute to the 
effective dc loss resistance. For a constant 
base drive, I has a positive value and hence 
me 
R has a positive value. Consequently, the 
storage-time modulation effect produces a desir­
able damping effect without an associated unde­
sirable loss of efficiency, and so the modulation 
resistance can be considered a lossless parasitic 
resistance. On the other hand, if a proportional 
base drive is used, I is negative and thus R 
is a negative resistance. Moreover, the magni­
tude of R is now larger than before owing to 
the amplification effect of the forced beta term 
as shown by equation (.18). Thus there is now 
less damping because R effectively subtracts 
from the real resistiv? damping in the circuit. 
This shows that a desirable effect is transformed 
into an undesirable effect solely by changing 
the type of hase drive. 
Furthermore, if R is negative, its magnitude 
can be large enough to mmake 1/Q zero or negative. 
A negative Q means that the system's poles are in 
the right half-plane and a response to any distur­
bance will increase without bound. Infinite Q 
means the poles are on the imaginary axis — no 
damping at all. In either case the open-loop 
system will be unstable and will oscillate accord­
ing to limits imposed by nonlinearities in the 
hardware. 
Hybrid Modelling 
The technique of hybrid modelling was intro­
duced in {2J and was demonstrated in that paper 
for a boost power stage. It was shown that a 
useful circuit realization of the averaged model 
given by [3] can always be found. This section 
will outline the modelling procedure and will give 
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the results for the buck converter with all lossy 
parasitic resistances and storage-time modulation 
lossless resistance. 
The buck converter circuit model in Fig. 8 
is obtained for the circuit of Fig. 7(a) with 
minimal effort after expanding the expressions of 
the general State-Space-Averaged ac small-signal 
model (49). Use of (49) in lieu of (3) precludes 
the need for perturbation and linearization of the 
circuit model, since these steps have already been 
taken in going from (3) to (6), and the storage-
time modulation effect has been incorporated in 
going from (6) to (49). The same approximations 
regarding neglect of certain parasitic resistance 
correction factors that were made in going from 
(55) to (60) were also made in the derivation of 
the model of Fig. 8. The modulation resistance 
element is outlined with an oval as a reminder 
that it is lossless and hence is to be accounted 
for only in the small-signal ac response, where 
it affects only the damping, and not in the large 
signal dc characteristics. Analysis of the 
equivalent circuit of Fig. 8 of course leads to 
the same results for the line to output and duty 
ratio to output transfer responses as were given 
in (60). 
I : D 
Fig. 8 Equivalent cincuit model o{ the buck con-
venten with aUL panasitic nes is tanc.es and 
6tonage-time modulation e{{ect. The loss­
less stonage-time modulation resistance 
R IV is enclosed in an oval as a neminden 
mat i t is to be accounted {on only {on 
small-signal ac analysis, and not {on dc 
lange-signal analysis. 
4. BOOST AND BUCK-BOOST CONVERTERS WITH PARASITICS 
AND STORAGE-TIME MODULATION 
The modelling and analysis for the boost and 
buck-boost converters follows the same path as for 
the buck converter. Only the results will be given 
here. 
The converter and its equivalent circuit are 
shown in Fig. 9 for the boost and in Fig. 10 for 
the buck-boost. The same parasitic resistances 
are included as for the buck, and corresponding 
approximations are made such that terms of order 
R^/R etc. are omitted. In evaluation of the 
narameter. W in (46), the switch collector current 
i at turn-off is again the inductor current 1 
in both the boost and buck-boost converters. 
Fig. 9 Boost convent en with, all panasitics, la), 
and the equivalent cincuit model, (b). 
The lossless storage-time modulation 
nesistance R / P ' 2 is enclosed in an oval 
as a neminden that i t is to be accounted 
{on only {on smalt-signal ac analysis, 
and not {on dc lange-signal analysis. 
The equivalent circuits of Figs. 9(b) and 
10(b) contain the now-familiar first-order proper­
ties: the dc conversion transformer ratio 1:M. the 
low-pass filter with effective inductance L/D , 
the current modulation generator, and the voltage 
modulation generator having the (first-order) right 
half-plane zero w, . The effective low-pass filter 
also has the usual (second-order) capacitor esr 
zero at u> due to R 2» The series resistance R^ 
contains contributions from the several lossy 
parasitic resistances, and a contribution from the 
lossless storage-time modulation resistance R . As 
for the buck converter, the lossless resistance is 
enclosed in an oval as a reminder that it is to be 
accounted for only in small-signal ac calculations. 
M = D/D' 
Tig. 10 Buck-boost convent en with all panasitics, 
(a), and the equivalent cincuit model, [b]. 
Hote siinilanity o{ model with that o{ the 
boost conventen in Fig. 9. 
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R, Ci r 2 L 2 R 3 
- v 
R 4 
C o 
fag. H Cafe conveAten with, alt parasitic resistances. 
The result for the two transfer functions of 
principal interest, the line to output and duty 
ratio to output, are as follows. 
For the boost converter: 
g 
v _ V /. 
For the buck-boost converter: 
£ - = £ r H (s) 
v D e 
g 
D D r l 
H e(s) (64) 
H (s) (65) 
The effective filter transfer function H (s) is of 
the same form for both converters: 6 
H e(s) 
U'o) + ("o 
1 +
 i 
(66) 
with 
and 
R 2C u o E / a / D ' 2 ) c ° D' 2C 
R R + R 0 o e 2 
R R 
(67) 
(68) 
The lossy part of the series damping resistance R 
is the same for both converters, but the lossless 6 
part due to the storage-time modulation resistance 
R m = V / 1 ^ i s slightly different, as is the right 
half-plane zero u>, : 
b 
For the boost converter: 
R . + D R _ + D F R , + D D ' R 0 R 
R
 =
 -1 1 ^ 2
 + n 
, -2 ,2 
RD 
,2 
(69) 
For the buck-boost converter: 
R.. + DR + D fR, + DD'R 0 l t d L 
* . 2 DD ,2 
(70) 
RD 
i2 
DL 
For the boost and buck-boost converters, then, 
the parasitic resistances and storage-time modula­
tion phenomenon produce the same qualitative effects 
as those in the buck converter, that is, negligible 
modification in gain, negligibly small variations 
from ideal corner frequencies, left half-plane esr 
zero and modified damping. The results for the 
boost converter are, of course, the same as those 
derived in [3] by means of a circuit averaging 
technique. 
5. CUK CONVERTER ANALYSIS 
The analysis of the Cuk converter follows the 
same procedure as for the buck converter example. 
The circuit is given in Fig. 11, The parasitic 
resistances of the transistor, diode, capacitors, 
and inductors are defined just as are those in the 
buck converter and require no further explanation. 
Since the Cuk converter is a polarity-inverting 
converter, the output has been defined as -v to 
avoid an explicit negative sign in the resulting 
gain functions. 
There are four storage elements in the circuit, 
so there are four state variables to be identified. 
The inductor currents and capacitor voltages are 
the most convenient choices and these have been 
labeled in Fig. 11. Straightforward application 
of State-Space Averaging gives the dc steady state 
relations. Storage-time modulation is included by 
recognition that the collector current at the 
moment of turn-off is the sum of the inductor 
currents, i^ and i . To simplify the algebra, 
appropriate approximations may be made which are 
valid for practical circuits, analogous to those 
introduced in the buck example, namely 
( I 1 +. I2> / In,e < < D . < X1 + V ' W : D ' ' parasitics much less than tne load R. 
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With these approximations in place, we readily 
obtain the expression for the ac small-signal line 
to output function, 
v D ? 
g 
fourth-order polynomial 
where the fourth-order polynomial represents the 
four poles resulting from the effective two-section 
LC filter, and 
1
 (72) 
zl 
R 4 C 2 
It is also important to realize that the new 
term is a {inst-ondeA expression of a second-ohdeh. 
e{{ect. There have been no corrections made to the 
State-Space Averaging technique. The result is a 
consequence of including in the analysis real 
physical quantities which, depending on the intended 
application of the hardware, may or may not be of 
interest. More will be said about the physical 
significance and practical consequences of the new 
zero in a subsequent section. 
The expression for the duty ratio to output 
transfer function has the following form: 
is the usual left half-plane capacitor esr zero due 
to R. . In addition," 
4 
DD' 
z2 (DR + D'Rj + R /D)C, 
t d m 1 
(73) 
V 
1 + 
zl, 
1 + 
z3, z3, 
fourth-order polynomial 
(74) 
This last result is highly significant. State-
Space Average analysis has revealed a new term, a 
night kal{-plane ze/ io , in the line to output trans­
fer function of the Cuk converter. Previous 
analyses have shown that parasitic lossy resis­
tance resulted in quantitative, effects — lossy 
resistances have reduced efficiencies, and both 
lossy and lossless resistances have lowered the 
Q-factors. In [ll it was shown for the first time 
that parasitic resistances in the Cuk converter 
produced a qualitative effect, namely the movement 
of the complex zeros of the modulation generator 
from the right half-plane into the left half-plane. 
It has now been shown that parasitic resistances 
and storage-time modulation resistance give rise 
to yet another qualitative effect in the form of 
a new right half-plane zero. 
The frequency at which the new zero occurs is 
determined by the energy transfer capacitance C^, 
together with the duty-ratio-weighted transistor 
and diode lossy ON-resistances plxxS the storage-
time modulation lossless resistance. The "old" 
zero w ^ is the familiar term produced by the 
output capacitance and its esr. The existence of 
the esr zero is predictable prior to analysis 
since, as in the other fundamental converters, 
the output network which contains these elements 
is not broken or changed in any way by the switch­
ing action. It is interesting to note that the 
resistive terms which are responsible for the new 
zero result from the non-ideal properties of the 
switching elements only. Although the energy 
transfer capacitance is the sole reactive quantity 
present in the new term, the esr of that capacitor 
in no way contributes to the zero. This is quite 
remarkable, for this is the first time we see that 
the esr of a capacitor does not give rise to a zero 
in the transfer function. One can view this result 
as a further confirmation of the uniqueness of the 
Cuk converter, in that it is not just a reconfigur­
ation of the cascaded boost-buck connection. If 
that were the case, the esr of both capacitors 
would appear as zeros in the transfer function and 
it is shown here that one of those zeros does not 
exist. 
where due to the esr of the output capacitor, 
and the Ziourth-order denominator are the same as 
in the line to output transfer function. With all 
parasitics included, the terms of the numerator 
quadratic are, with practical approximations, 
"z3 
1 
o7 
D 1 
L 1 C 1 
2 
D R 
D R 
R 1 / D t + R 2 
(75) 
in which 
(76) 
This result confirms the observation in [1] that in 
the lossless converter, that is, with no parasitic 
resistances, Q~ is determined solely by the 
negative "shunt" damping due to the external load 
resistance R. Consequently, Q~ is negative and 
the numerator quadratic in (74; contributes a pair 
of right half-plane zeros to the duty ratio to 
output transfer function. It was further shown 
that when the parasitic dc resistance R^ of the 
input inductor is included in the analysis, this 
pair of zeros could be moved to the left half-
plane. This result is also confirmed by (75), 
and further shows that, since all parameters have 
now been accounted for, the esr R 2 of the energy 
transfer capacitor provides a positive damping 
effect which adds to that due to R . 
6. CUK CONVERTER CIRCUIT MODEL 
In Section 3.1 the technique of hybrid model­
ling was used to obtain a circuit^model for the 
buck converter. A model for the Cuk converter with 
all parasitic resistances and storage-time modula­
tion can be obtained in exactly the same way. 
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The result is shown in Fig. 12, which is an 
extension of the form first given in 15.], and is 
obtained by means of standard equivalent-circuit 
transformations with use of the approximations of 
Section 5, namely 
« D, D 1 (77) 
and with use of the dc relations to simplify the 
expressions. 
The equivalent circuit of Fig. 12 is not in 
the "canonical" form in which the modulation gen­
erators (those proportional to d) are to the left 
of the two-section filter but, instead, is in a^ 
form which exposes the close similarity of the Cuk 
converter to the conventional buck converter with 
an added input filter. This similarity was dis­
cussed at length in [5]; the salient features are 
that the line to output transfer function is 
basically that of the two-section LC filter, and 
the control to output transfer function is basi­
cally that of a one-section LC filter if appropri­
ate measures [5, 8] are taken to ensure proper 
damping of the filter sections to avoid instability 
and severe "glitches" in the responses. 
The model of Fig. 12 is extended beyond that 
of Fig. 6 of [5] in two respects: inclusion of the 
lossy parasitic resistances and the lossless 
storage-time modulation resistance has led to 
quantitative expressions for the series damping 
resistances R. and R^ of the two filter sections, 
and has also led to the addition of the two depen­
dent, or coupling, generators containing the 
resistance parameter R^. The detailed expressions 
for R., R , and R^ are given in Fig. 12. It is to 
be noted that the storage-time modulation resis­
tance R contributes to all three of these, 
m 
\2 
Clearly, R and R^ contribute to the damping 
of their respective filter sections but do not make 
any qualitative difference to the nature of the 
line to output or control to output transfer 
functions (unless R^ becomes negative, as discussed 
in Section 3.1). On the other hand, the nature of 
the effects due to the new coupling generators 
proportional to R^ requires some further elucida­
tion. The following qualitative treatment shows 
how these generators (actually, only the 
generator) lead to the new right half-plane zero 
in the line to output transfer function, but make 
no significant difference in the control to output 
transfer function. 
The line to output transfer function is 
obtained from the model of Fig. 12 by solution 
for v as a function of v with the three modulation 
generators set equal to fero. Below the corner 
frequencies of the first filter section, the 
capacitance C, /D2 is essentially open, so i z i B. 
In this frequency range, therefore, each coupling 
voltage generator is essentially proportional to 
the current through it, and therefore both behave 
just as series resistances adding to the already 
present damping resistances R and R . These new 
equivalent circuit elements thus contribute no new 
qualitative effects below the input filter corner 
frequency. 
Above the input filter corner frequency, i^ 
is essentially determined by the two voltage 
sources (D/D')v and Rgig, and by the reactance of 
the effective iflductance (D/Df)^L^* 
X A = 
( D / D ' ) v g - R G i B 
s(D/D')2L_ 
(78) 
R G ' A D d L 2 R B 
D ' : D 
f V ( ~ r ) 2 [ R , + D , R 2 * D R t * D , R d * - ^ ] R B = D R 2 + R 3 + D R t + D ' R d 
D 
R , - £ ( D R t . D ' R d . £ ) 
Fig. 12 Extended equivalent circuit, model of the tuk converter with all 
parasitic resistances and storage-time modulation. The terms in 
the modulation resistance R are to be accounted for only for 
small-signal ac analysis, a%i not for large-signal dc analysis. 
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Consequently, the 
capacitance C^/D 
voltage across the effective 
is 
sC 1/D 
(79) 
Above the output filter corner frequency, i D 
is essentially determined by the voltage across 
C^/D^, the voltage generator Rgi^> a n c* by the 
reactance of the inductance : 
i A/ (styD*) V A 
sL 0 
(80) 
The voltage across the capacitance C /D now con­
tains a component due to the modulation current 
generator as well as to i^: 
i A - (V/DD'R)d 
sC 1/D^ 
(85) 
Above the output filter corner frequency, i 
is essentially determined by the voltage across 
C^/D 2, the coupling generator Rpi., the modulation 
generator (V/D)d, and by the reactance of the 
inductance L 0: 
s L 2C 1/D 
2 (l-sR GC 1/D") (81) 
(V/D)d - R G i A + [i A-(V/DD»R)d]s(C 1/D Z) ( g 6 ) 
_ 
Since the output voltage v is proportional to i^, 
the new right half-plane zero is seen to result 
from the effect of the R Q ^ generator in Fig. 12 
overtaking £in opposite phase) that of the voltage 
across C^/D . 
As a subsidiary result, it may be noted from 
(81) that ig goes down at least as 1/s at high 
frequencies, and so the i term in (78) becomes 
negligible. Hence, by substitution of the simpli­
fied form of (78) into (81), and recognition that 
at sufficiently high frequencies the output 
voltage is 
(82) 
the overall high-frequency limit for the line to 
output transfer function is obtained as 
D (l-sR GC 1/D )(l+sR 4C 2) 
D' s 4 ( L 1 C 1 / D , 2 ) ( L 2 C 2 ) 
(83) 
This is the same result as is obtained from (73) for 
high frequencies. 
It is seen from (84) and (86) that i A and i f i 
each goes down as 1/s at high frequencies. Hence 
in the numerator of (84) and (86), the first terms 
become dominant, so that both R terms drop out. 
From a circuit point of view, this means in Fig. 
12 each R^ coupling generator becomes small at 
high frequencies compared to its associated d 
modulation generator. 
Consequently, it is demonstrated that the R 
coupling generators affect neither the low nor the 
high frequency response of the control to output 
transfer function, and therefore at most they can 
affect only the degree of damping of the filter 
sections at intermediate frequencies. 
To follow through quantitatively with this 
damping effect, the equivalent circuit of Fig. 12 
can be analyzed for the control to output response, 
which is of the form 
V 
DD' 
^3)+(4) (l+sR 4C 2) 
in which 
fourth-order polynomial 
(87) 
A similar cause-and-effect procedure can be 
used to make a quick estimate of the duty ratio 
to output performance, to show that the coupling 
generators proportional to R in the equivalent 
circuit of Fig. 12 do not make any significant 
contribution. For the control to output response, 
one puts v = 0 and considers the output voltage 
v as a fun§tion of the three modulation generators 
proportional to d. 
Again, at frequencies below the input filter 
corner, i A ~ i and the coupling generators merely 
contribute to the two filter section dampings. 
Above the input filter corner, 
(V/D')d - R G i B 
s C D / D ' ) 2 ! , 
(84) 
z3 
'
L1 C1 
D 
(88) 
(89) 
(90) 
By substitution of the expressions for R and R p 
from Fig. 12, it can be confirmed that tne result 
for in C89) is the same as that previously 
obtained in (75). 
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The model of the Cuk converter developed in 
this section, presented in Fig. 12, helps to show 
that the physical origin of the new right half-
plane zero in the line to output response is the 
direct coupling of input and output via the 
parasitic quantities within the transistor and 
diode. In the Cuk converter both the input 
current and output current are present in the 
transistor and diode, and the coupling is such 
that an increase in input current tends to decrease 
the output voltage via the coupling generators 
involving Rg, which contains R^, R^, and R^, the 
effective modulation resistance that represents 
the transistor storage-time modulation effect. 
In summary, the semi-quantitative discussion 
of this section has led to the following reasoning 
concerning the line to output and control to output 
responses of the Cuk converter. Below the filter 
corner frequencies, the input and output current 
variations are nearly equal in magnitude, so the 
reduction in output voltage due to the parasitic 
coupling appears to result from a resistive 
voltage drop. This is the case for both line 
and duty factor variations. 
Above the filter corner frequencies, both the 
input and output currents decrease as 1/s with 
increasing frequency because their respective loop 
inpedances are dominated by the rising inductive 
reactances. Again, this is true for both line and 
control inputs, and for both inputs the R G i g 
coupling generator becomes negligible compared to 
its associated v or d generator. Consequently, 
the component of^the driving voltage for the 
output loop that is developed across C^/D^ goes 
down as l/s^ with increasing frequency. However, 
another component of the output loop driving 
voltage is the coupling generator RQ1^> a n ^ i^ 
only goes down as 1/s; hence, this second component 
ultimately dominates over the first. 
In the case of the line to output transfer 
function, the d modulation generators are zero, 
and hence the R ^ i ^ coupling generator ultimately 
determines the output voltage at high frequencies; 
since the coupling generator voltage is opposite 
in phase and decreases less rapidly with increas­
ing frequency than does the coupling capacitor 
voltage, a right half-plane zero results in the 
line to output transfer function. 
In the case of the control to output transfer 
function, in contrast, the d modulation generator 
is a third, nondecreasing, driving voltage in the 
output loop, and therefore dominates both the 
other two driving voltage components. Hence, the 
R^i^ coupling generator has negligible effect at 
high frequencies, and so the additional parasitics 
cause no qualitative change in the basic control 
to output transfer function. 
7. EXPERIMENTAL OBSERVATIONS 
As mentioned in the Introduction, this 
analysis was motivated by the observation of an 
unexpected and unexplained phase shift in the 
line to output response of a Cuk converter. Two 
converter circuits (Fig. 13), running from a con­
stant base drive and differing only in the value 
of the energy transfer capacitance C^, were being 
studied to establish design criteria for the Cuk 
converter with regard to proper pole placement and 
necessary damping of the effective filter. 
C | = J850pF 
L,= l.9mH ' < 4 p F L 2 = 0 . 9 6 m H 
DCR=l70mn 
-V = -I5V 
DCR = 67mXl 
C2=45pF 
fs=50kHz 
0=0.62 
SVDI00-3 
R = 30ft 
Fig. 13 The experimental Cuk converter which 
motivated the. analysis of this paper. The. 
circuit with the. SSOmF capacitor showed a 
line to output response which could not be. 
explained by the old circuit model. 
The measurements were made with a Hewlett-
Packard 3570A Network Analyzer and 3330B Frequency 
Synthesizer. Figures 14(a) and 14(b) illustrate 
the setups for measurement of the line to output 
and control to output transfer functions. The line 
to output and control to output responses are given 
in Figs. 15 and 16 for each value of C . Because 
the measurement is automatic and computer-con­
trolled, 100 data points were averaged for each 
measurement. This gives the impression of a con­
tinuous line to the plots. 
Figure 15(a), for the 4uF case, shows the 
typical four-pole response of the two effective 
LC filter sections of the converter model, since 
the esr zero occurs far beyond the highest measured 
frequency. The magnitude curve clearly shows the 
resonances at the two corner frequencies. The 
phase is typical of such a response with 180 
degrees shift for each pair of poles. The result 
is that the phase heads toward 360 degrees, as 
one would expect. Unfortunately, the component 
values in this circuit are such that the corner 
frequencies of the equivalent low-pass filter 
cannot be accurately approximated as the corner 
frequencies of the two individual LC sections in 
cascade. Nevertheless, we know from elementary 
linear circuit theory that the phase shift of a 
four-pole response cannot exceed 360 degrees. 
The control to output response, Fig. 16(a), 
is more interesting in that there is a spectacular 
increase in the phase lag which causes it to 
approach 540 degrees. This can be easily under­
stood, however, in terms of the conventional 
circuit model without regard to parasitic resis­
tances. The modulation voltage generator contains 
a quadratic function of frequency that has positive 
roots, which gives rise to a pair of right half-
plane zeros in the control to output transfer 
function. The result is an asymptotic phase lag 
that is 180 degrees greater than that produced by 
the effective low-pass filter alone. The methods 
for dealing with such a response for regulator 
design are discussed in [5]. 
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a) 
P O W E R 
S U P P L Y / 
A M P L I F I E R 
TEST 
SIGNAL 
S W I T C H I N G 
C O N V E R T E R 
P O W E R S T A G E 
OUTPUT 
C H A
 H P 3 5 7 0 A C H B | 
H P 3 3 3 0 B 
b) 
P O W E R 
S U P P L Y / 
A M P L I F I E R 
S W I T C H I N G 
C O N V E R T E R 
P O W E R S T A G E 
TEST 
SIGNAL 
M O D U L A T O R 
D * d 
OUTPUT 
C H A
 H P 3 5 7 0 A C H B 
H P 3 3 3 0 B 
Fig. 14 Block diagram showing how the network analyzer and frequency synthesizer are 
used to measure (a) line to output, and (b) control to output responses o{ 
switching converters. 
Fig. IS Measured line to output responses {or the Cuk converter circuit 
o{ Fig. 13. Note that the phase in the 850\iF case is 90° in 
excess o{ what the original model predicted, la) For C t = 4uF; 
(b) For C = SSO]AF. 1 
Fig. 16 Measured control to output responses {or the Cuk converter circuit 
o{ Fig. 13. In each case the measurements were accurately predicted 
by the original model, [a] For Cj = 4uF^ (b) For Cj = SSOvF. 
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Now consider Fig. 15(b), which shows the line 
to output response of the circuit with = 850uF. 
The larger capacitor has moved the corner frequency 
of the input section of the equivalent filter to 
approximately 50Hz, and the frequency of the out­
put section is moved to about 750Hz. The component 
values now, however, are such that the effective 
filter should be quite accurately approximated by 
two individual sections in cascade. The positions 
of the corner frequencies as calculated in this 
manner from the conventional model do match the 
measured values quite well. Although the infor­
mation below 50Hz is not accurate owing to instru­
ment limitations, the overall magnitude and phase 
data for both line and control functions seems 
reasonable at first glance. 
Closer scrutiny, however, reveals that the 
phase lag in the line to output response is head­
ing for 450 degrees, which is 90 degrees in excess 
of the maximum one can expect from the conventional 
model. The control to output response, (Fig. 16b) 
on the other hand, can be completely explained 
from that model. 
In preparation for the work presented in [5], 
extensive checking of the instrumentation together 
with the observation of the phenomenon on other 
breadboards ruled out the obvious suspects for the 
cause of the excessive phase; that is, defective 
components, faulty instruments or instrumentation, 
ground loops, and unintentional coupling of the 
input and output inductors. Thus, the validity of 
the measurements was confirmed. 
Since an explanation for the observed phase 
could not be found in measuring, attention was 
turned to modelling as the motivation for the work 
reported in this paper. It was reasoned that if 
the duty factor were being modulated at the same 
time as the input line voltage, then the measured 
response might contain some characteristics due to 
the modulation voltage generator. This could show 
up as an excess phase shift. From {3] it was known 
that storage-time modulation affects the duty 
ratio in this way, but its only observed influence 
at that time had been to increase damping. Since 
the fiuk converter had previously been demonstrated 
to possess several unique properties not found in 
the other fundamental topologies, it was decided 
to analyze the converter to find the effects of 
storage-time modulation. Since some parasitic 
resistances had been shown to have a qualitative 
influence on the modulation generator, all such 
resistances were also included in the analysis. 
It turned out, of course, as seen in (73), 
that the storage time modulation effect does 
indeed contribute to this excess phase as repre­
sented by the right half-plane zero w ~. However, 
so do the ON-resistances R and R^ of the transis­
tor and diode; hence, the right half-plane zero 
would be present even in the absence of the 
storage-time modulation effect. 
7.1 Verification of the New Model 
Quantities taken from the original converter 
described in the previous section were substituted 
into the relationships derived from the analysis. 
All quantities were measured except for the tran­
sistor and diode ON-resistances which were guessed 
to be 20 milliohms each, the conjecture being based 
on the slope of the familiar IV curve of a forward-
biased diode at the dc operating point. With use 
of the same nomenclature as in Fig. 11, these 
values are: 
L l 
= 1.9mH 
R l 
= 170mfi 
L 2 0.96mH R 3 
= 67mfi 
C l 
= 850uF R 2 50mfi 
C 2 45uF R 4 
= lOOmft 
D = 0.62 R = 30ft 
V 
g 
= 10V V 15V 
I 
m 
= 540A R 
m 
= 28mft 
(91) 
Constant base drive was used, so I = I , and 
t h e n R m = V /V D e t a i l s o f t h e meaiurenent of 
I m a r e Siven in the Appendix. 
Carrying out the calculations we find that the 
left half-plane zero due to the esr of the output 
capacitor is at 
f , = 35kHz 
zl (92) 
and the new right half-plane zero is at a frequency 
f
 0 = 680Hz zz (93) 
The pole frequencies and Q-factors of the low-pass 
LC filter are calculated to be: 
f o l = 48Hz 
fo2 = 770Hz 
4.4dB 
Q o 2 = 4.2 + 13dB 
(94) 
For the control to output function the pair of 
zeros due to the modulation voltage generator are 
in the left half-plane, and occur at 
fz3 = 7 6 H z Q 3 = 8.3 18dB (95) 
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Unfortunately, because some of these frequencies
are not widely separated it is difficult to draw
an accurate composite response curve from the
straight-line asymptotes of a Bode plot. One can
readily see by inspection, however, that these
numbers are consistent with the experimental data
of Figs. lS(b) and l6(b). A much more convincing
comparison can be made with computer-generated
plots obtained by numerical solution of the
theoretical transfer functions. This is shown in
Fig. 17, in which the experimental measurements
(thin lines) are compared to the theoretical pre-
dictions (thick lines) for the four cases men-
tioned above.
The experimental results and theoretical pre-
dictions are very close despite the use of con-
jectured values for the ON-resistances of the
transistor and diode. The frequency of the new
right half-plane zero is especially sensitive to
those values in this particular case since the
modulation resistance R is of the same order of
magnitude as the ON-res~stances, and Rand R
are probably not equal as was assumed tere. 1t
can be readily seen from the equations that if
the same total ON-resistance were divided unequally
between the two, the Q-factors would be changed.
It is not surprising, then, that the experimental
and theoretical curves do not exactly match near
the break frequencies. Nevertheless, the compar-
ison is more than sufficient to establish the
validity of the model.
7.2 Observation of Effects of Proportional Drive
--Verification of Negative Resistance Term
Perhaps the most convincing and convenient
way to demonstrate the existence of the negative
modulation term is to observe the line to output
response of a Cuk converter. Recall from (73) that
the new zero is determined by a weighted sum of
only R , Rd and R with Cl • Since Rand Rare
on thetorder of oWly 100 milliohms o~ so, i~ is
easy with the proper proportional drive to make
the R term negative and large enough to make the
weigh~ed sum negative. Thus the new right half-
plane zero becomes a left half-plane zero. The
maximum phase of the transfer function should
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Tig. 18 Line, to output response o{ a Cuk converter 
whose transistor switch is driven by a 
commonly used proportional drive. The 
phase clearly shows that the new zero has 
moved from the right hal{-plane to the 
le{t hal{-plane. 
shift from -450 degrees with constant drive to 
-270 degrees with the proportional drive. This 
phenomenon has been experimentally verified. The 
Cuk converter described in Section 7.1 was modi­
fied to emphasize the effect of the R term. 
Besides the change to a proportional cfrive, 
smaller inductors were used, the switching 
frequency was increased to 100kHz, and the 
operating point was changed to = 35 volts, 
V = 22 volts at D = 0.4. The capacitors and load 
remained the same. 
The results of the line to output measurement 
are shown in Fig. 18. Observe that the Q-factors 
of each pair of poles are higher now, although this 
could be caused by the smaller inductances. The 
most striking and conclusive feature, however, is 
that the phase has indeed changed by 180 degrees 
and now has a maximum shift of 270 degrees. The 
effect of the esr zero at about 35kHz is not yet 
visible. 
Now that it has been verified that R is in 
fact negative, further increase in the magnitude of 
R should make the circuit unstable. This could 
occur because of the negative damping effect con­
tributed to the fourth-order denominator of (71) or 
(74). The easiest way to increase R while main­
taining approximately the same opera?ing point is 
to decrease the reverse base current ^° t* i e 
breadboard this was done by simply adjusting the 
negative supply voltage of the DS0026 driver. The 
turn-off base current I ^ w a s decreased until the 
circuit began to oscillate. The converter was then 
stabilized by the addition of 125 milliohms to R ; 
that is, in series with the collector. Figure 1§ 
shows the line to output response of the converter 
after the oscillation was stopped by increasing R^. 
Note that the Q-factors are much higher than before 
even with more losses, added to the circuit. 
The phase plot shows that the new zero is still 
in the left half-plane, but is lower in frequency 
than in the previous case. The lower frequency 
shows the dominance of the larger negative R. term 
in (.73) even though R^ has been increased by 125 
milliohms. Since no other damping has been added 
to the circuit the influence of this dominance is 
reflected in the much higher Q-factors. 
The potential effects, of a negative modulation 
resistance can also he interpreted in terms of the 
equivalent circuit of Fig. 12. As discussed in 
Section 6, the right half-plane zero in this line 
to output transfer function arises because of the 
R Q 1 A coupling generator in the output loop, and the 
frequency of the zero, as seen from (73), is 
inversely proportional to R p. From the expression 
for R in Fig. 12, it is obvious that if R is 
negative and sufficiently large to overcome the 
contributions from the transistor and diode 
parasitic resistances R and R^, then R G becomes 
negative and the right naif-plane zero moves to the 
left half-plane. 
Further, it can be seen from Fig. 12 that a 
negative R decreases the total damping resistances 
which produces higher Q*s in both line 
If the magnitude 
of the negative R is large.enough (larger than 
that necessary to make R^ negative), then either or 
both R^ and R„ could become negative, with possible 
resultant instability. 
R A and Rg 
and control to output responses 
It is important to note that the undesirable 
effects of the negative modulation resistance, 
namely, possible open-loop oscillation, are not 
unique to the c\ik converter. The Cuk converter 
was used here only as a convenient vehicle to 
demonstrate the existence and influence of the 
negative resistance term. 
Tig. 19 Line to output response o{ the same 
circuit as measured in Tig. 18, but wuth 
reduced rev ens e base current 1„» and 
HSmo, added to the transistor on-resis­
tance. Dominance o{ the negative storage-
time modulation term produces higher Q-
frctons and lowers the frequency o{ the 
new zero. 
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8. CONSEQUENCES OF THE NEW FINDINGS 
The discovery of the new zero in the line to 
output function of the Cuk converter invites one to 
take a closer look at previously known singularities 
in other converter transfer functions. 
Zeros: 
These terms can be classified according to 
four different types. 
The first type of zero is a first-order effect 
found only in the control to output transfer 
functions. This is the right half-plane zero that 
appears in the boost and buck-boost converters. 
This zero arises because the LC filters of these 
two converters are broken by a switch such that the 
effective filters are functions of the duty factor. 
In the untransformed ac small-signal circuit models 
of these converters this is shown by a controlled 
current source to ground between the L and the C of 
the effective filter. Moving this current source 
to the input to put the circuit into standard form 
produces the frequency-dependent voltage source 
e(s)d which contains a right half-plane zero. One 
way to look at this right half-plane zero is as 
follows. To increase the magnitude of the output 
voltage in these converters the duty ratio in­
creases, but an increase in duty ratio actually 
means that the inductance spends less time connected 
to the capacitor. Thus, the increase in duty ratio 
could be construed as a tendency to oppose the in­
crease in output voltage, and hence the phase lag 
characteristic of a right half-plane zero. 
The second type is the esr zero. This is a 
second-order effect due simply to the impedance 
characteristics of a fixed load. It appears in 
both the line to output and control to output 
functions because it is part of a fixed topology 
network and the effective component values are not 
functions of the operating point of the converter. 
The third type of zero is also a second-order 
effect, represented by the pair of^zeros in the 
control to output response of the Cuk converter, 
and also in conventional converters with an input 
filter. This type arises because there are two 
LC filter sections separated by switches. This 
results in a controlled current source to ground 
between two effective filters in the ac circuit 
model, as can be seen in Fig. 12 for the 6\ik 
converter example. The resonance of this current 
source with the input filter section produces the 
pair of zeros in the control to output function. 
Because this is a resonance phenomenon, the zeros 
can be either right half-plane or left half-plane 
depending on the component values of the effective 
input filter. 
The fourth type is a new class represented by 
the new zero of the Cuk converter. This second-
order effect is the result of a coupling between 
input and output via parasitic quantities. 
Although the net effect is to increase the output 
magnitude, there is a degree of opposition to this 
increase in the sense that the energy transfer is 
delayed by virtue of the series parasitics. This 
delaying tendency puts the zero in the right half-
plane. The internal positive feedback due to a 
proportional drive, however, tends to reverse this 
opposition. This observation suggests that a 
similar term should be found in other converters 
where both the input and output currents flow in 
the same direction through the transistor. 
On the practical side, the major consequence 
of the new term is that the Cuk converter*s line 
rejection properties will be degraded at frequencies 
beyond the new zero. The frequency at which the 
degradation begins will be lowered if field-effect 
transistors with high ON-resistances are used as 
switches. 
Poles: 
The newly discovered effects of proportional 
base drive, however, could have more serious prac­
tical consequences. It was shown in Section 3.1, 
for instance, that the use of a proportional base 
drive could move the system's poles out of the left 
half-plane. For most practical converters the real 
dc parasitic resistance is much greater than the ac 
storage-time modulation term, and thus the storage-
time effect is negligible. However, for certain 
special high-performance converters the negative 
resistance term could become a serious problem. 
This could happen in the case of a super-efficient 
low-loss converter using proportional drive with a 
very low forced beta. Low forced betas are required 
when the design must be hardened against failures 
due to neutron radiation, a problem encountered 
chiefly in the design of military hardware. 
One possible remedy is to make the reverse 
base current as well as the forward base current be 
proportional to the collector current that is turned 
off. Then, as is shown in Section 2.3, there is no 
storage time modulation and the problem disappears. 
An alternative solution is to employ a circuit 
technique such as a Baker clamp to keep the tran­
sistor from saturating. This, however, comes at 
the price of greater power loss. 
9. SWITCHING REGULATOR MODELLING 
This section demonstrates how the restated 
equivalent circuit model for switching converters 
when all parasitics and storage-time modulation 
effect is included, can easily be incorporated 
into the complete switching mode regulator. Refer 
now to a switching mode regulator as shown in Fig. 
20; the power stage can apply to any switching 
converter. 
We have already obtained the equivalent circuit 
model for the switching-mode converter with para­
sitics and storage-time modulation; here we obtain 
a model for the modulator I2J . An expression for 
the modulator which converts an analog control 
signal to switch duty ratio D can be written as 
where is the range of the control signal required 
to sweep the duty ratio over its full range from 0 
to 1 . To include the ac variation effects on the 
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duces a corresponding variationca = v I~ in D. A
general expression can be written as c m
in which f (s) represents a generalized frequency
response. ~hus, the small-signal transfer function
(that is, control voltage to duty ratio) for any
modulator can be represented in general using two
parameters V and f ($), whatever the modulation
scheme of imWlement~tionmay be.
Figure 21 shows the general small-signal ac
equivalent circuit for the switching mode regulator.
The connection from the output to the error ampli-
fier, via the reference summing node and via the
modulator, represents the basic voltage feedback
necessary to establish any converter as a voltage
regulator. The dashed connection indicates the
multistate feedback sensing for improved regulator
performance such as faster transient response, or
high line rejection, that are in use [6], [7].
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When more than one parameter is sensed/fedback
to improve the performance of the regulator the d
is made a function of all the parameters sensed/
fedback as below:
(98)
The current generator shown in Fig. 21 inter-
acts with the input filter or with the internal
impedance of the input source. A design procedure
for designing the input filter in case of "such a
requirement (depending upon the converter topology)
has been dealt with in [8].
Figure 21 shows the linear circuit model of the
complete switching mode regulator, and one can now
use linear feedback control theory for analysis and
design of this type of regulator using either the
classical approach. or the modern control approach.
In the classical approach, one can use compensation
techniques to stabilize the system and design to
get required transient response using multis·tate
feedback, sensing the inductor current or capacitor
voltage. In the modern control approach, different
states/parameters are fed back with appropriate
gains to achieve better stability, faster transient
response and high line rejection.
10. CONCLUSIONS
The State-Space Averaging approach to mod-
elling switching converter power stages has been
used to extend the analytical descriptions of the
buck, boost, buck~boost, and CUk converters to
include the effects of all lossy parasitic resis-
tances and transistor storage-time modulation
lossless resistance. In support of the analysis
the storage time model has heen extended to include
proportional base drives.
The analysis has revealed that parasitic
resistances and storage-time modulation can intro-
duce additional s-terms into the converter transfer
functions. Prior to this study, it was assumed
that the effects of parasitic resistances and
storage-time modulation could influence only the
conversion efficiency and the Q-factors in the
small-signal response. This assumption has been
proven false by the discovery of a new right half-
plane zero in the line to output transfer function
of the CUk converter. This new zero is produced by
the energy transfer capacitance in combination with
the duty-ratio-weighted sum of the ON-resistances
of the transistor and diode plus a non-dissipative
ac resistance term due to storage-time modulation.
It is of special interest that this zero is not a
function of the esr of the energy transfer capaci-
tor. This is the first time the esr of a capacitor
has not given rise to a zero in the transfer
function. This result can be viewed as a further
confirmation of the uniqueness of the Cuk converter,
in that it is not just a reconfiguration of the
cascaded boost-buck connection in which the esr's
of both capacitors appear as zeros in the transfer
functions.
Once again State-Space Averaged modelling has 
brought to light a new and interesting aspect of 
the Cuk converter. The universal nature of State-
Space Averaging enables one easily to incorporate 
extensions which make an otherwise difficult analy­
sis simple and straightforward. 
The validity of the analytical technique has 
been emphasized through experimental verification 
of the predicted converter performance under sev­
eral different operating conditions. 
The major practical consequence of the new 
term is that the line rejection (audio susceptibil­
ity) properties of the Cuk converter are degraded 
at frequencies above the new zero. 
The extension of the storage time model shows 
that the same non-dissipative ac resistance term 
used to model the storage-time modulation effect 
for constant base drive becomes a negative quantity 
for proportional drives. Thus, the desirable 
effect of storage-time modulation with constant 
drive (lower Q-factors without accompanying loss 
of efficiency) becomes an undesirable effect (higher 
Q-factors) with proportional drives. Moreover, if 
this negative resistance term is of sufficient 
magnitude it can completely overpower the damping 
effects of the real parasitic losses, move the 
system poles into the right half-plane, and pro­
duce instability in the converter. The instability 
is due to the positive feedback associated with the 
proportional drive's increasing the storage time 
with increasing collector current. This has the 
effect of increasing the actual duty factor with 
increasing collector current. These facts have 
been experimentally verified. It is important to 
note that these undesirable effects of the negative 
resistance term are not unique to the Cuk converter 
but are present in other converters as well. 
This paper has shown that although parasitic 
resistances and storage-time modulation produce 
second order effects, those effects are not always 
negligible. The ability to make accurate quanti­
tative predictions of these effects is hampered 
and complicated by the fact that the parasitic 
quantities are quite small and difficult to measure 
accurately. These effects must be recognized and 
understood in spite of those difficulties, however, 
because situations can arise where these effects 
become non-negligible and thereby seriously degrade 
converter performance. 
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Normalized storage time is a linear function
of I c which is given by
ttl
s so c
r=T" ISsm
An experiment was conducted to measure the
·modulation parameter I of the transistor switch
at a specific operatin~ point. I I
/SLOPE=T,;= 5400mps
0.5 1.0 1.5
Ie 1 amps
ExpeJU.mentai. daxo: 60ft c.ai.e~on 06
tJutYl..6-i.f.,toft .otOJulge.-,time paJLame.teM at a
.o-ingle opeJta.t,ing po-int.
Fig. 22
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0
I and I 2 were measured directly and found to be2~OmA and B32QmA respectively. With use of the
measured values of I and I T is calculated as
Bl B2' 5
MEASUREMENT OF 1.
m
APPENDIX;
As mentioned in Section 2.2, I is the current in
the transistor just before turg-off. As I is
. . ckvaried the corresponding storage-t1me 1S ta en
directly from an oscilloscope. The data is tabu-
lated and a curve ts/Ts versus I
c
is drawn as
shown in Fig. 22, from which the measured slope
gives I = 540 Amps. This I is valid only for
this op~rating point and hasmto be re-measured for
different setups in which either the transistor or
the operating point has been changed.
In addition to I , the transistor parameters
T and a can be deducWd from the above results.
F~om Fig. 22 the vertical axis intercept is
t IT = 0.0245 so t = O.49~S. From Section 2.2,
w~okn~w that so Then, from (12),
T
S B
T I
s m 85I
B2Ts
=
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